



Contention-Aware Scheduling for SMT Multicore Processors

Author:

Josué Feliu Pérez

Advisors:

Julio Sahuquillo Borrás

Salvador V. Petit Martí

BW-Aw Sched. on CMPs BW-Aw Sched. on SMT CMPs Progress-Aw Sched. Symbiotic Sched. Conclusions

Introduction

Introduction OOOOO

Multicore processors are the common implementation







1/60

00000


Multicore processors are the common implementation







Memory bandwidth rises as a known performance bottleneck



00000


Multicore processors are the common implementation







Memory bandwidth rises as a known performance bottleneck



Introduction

00000

Multicore processors are the common implementation








Memory bandwidth rises as a known performance bottleneck

Caches also suffers bandwidth contention



Multicore processors are the common implementation








Memory bandwidth rises as a known performance bottleneck

Caches also suffers bandwidth contention




Simultaneous multithreading (SMT)

Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism




Which approach is designed for the highest volume** of traffic? Which road is faster?

^{**}Two lanes at 50 carry 25% more volume if traffic density per lane is equal

Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism
- Key resources are shared




Which approach is designed for the highest volume** of traffic? Which road is faster?


^{**}Two lanes at 50 carry 25% more volume if traffic density per lane is equal

Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism
- Key resources are shared
 - L1 caches






Which approach is designed for the highest volume** of traffic? Which road is faster?


**Two lanes at 50 carry 25% more volume if traffic density per lane is equal


Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism
- Key resources are shared
 - L1 caches, instructions queues, execution units, ROB, etc.








Which approach is designed for the highest volume** of traffic? Which road is faster?


^{**}Two lanes at 50 carry 25% more volume if traffic density per lane is equal


Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism
- Key resources are shared
 - L1 caches, instructions queues, execution units, ROB, etc.
- Performance depends on processes interference








Which approach is designed for the highest volume** of traffic? Which road is faster?


^{**}Two lanes at 50 carry 25% more volume if traffic density per lane is equal


Introduction

00000

- Simultaneous multithreading (SMT) improves processor throughput
 - Exploit instruction-level and thread-level parallelism
- Key resources are shared
 - L1 caches, instructions queues, execution units, ROB, etc.
- Performance depends on processes interference







Which approach is designed for the highest volume** of traffic? Which road is faster?

**Two lanes at 50 carry 25% more volume if traffic density per lane is equal


2/60

Introduction • • • • • • •

• Sharing resources affects fairness


Introduction

- Sharing resources affects fairness
- Fairly sharing a resource is challenging



Introduction


- Sharing resources affects fairness
- Fairly sharing a resource is challenging
- Unfairness has negative effects on the system behavior



Introduction

- Sharing resources affects fairness
- Fairly sharing a resource is challenging
- Unfairness has negative effects on the system behavior






Introduction

- Experiments on real systems
 - Intel Xeon X3320






Introduction

00000

- Experiments on real systems
 - Intel Xeon X3320
 - Intel Xeon E5645







4/60

Introduction

- Experiments on real systems
 - Intel Xeon X3320
 - Intel Xeon E5645
 - IBM POWER8







Introduction

- Experiments on real systems
 - Intel Xeon X3320
 - Intel Xeon E5645
 - IBM POWER8
- Software process schedulers
 - Prototyped as a user-level applications in Linux
 - Guided by performance counters (libfpm library)
 - Processor specific events

Introduction

- Experiments on real systems
 - Intel Xeon X3320
 - Intel Xeon E5645
 - IBM POWER8
- Software process schedulers
 - Prototyped as a user-level applications in Linux
 - Guided by performance counters (libfpm library)
 - Processor specific events
- Multiprogram workloads with SPEC CPU2006 benchmarks

Outline

Introduction

00000

MAIN CONTRIBUTIONS

- I. Bandwidth-Aware Scheduling on Multicores
- II. Bandwidth-Aware Scheduling on SMT Multicores
- III. Progress-Aware Scheduling on SMT Multicores
- IV. Symbiotic Job Scheduling on the IBM POWER8

Outline

- Bandwidth-Aware Scheduling on Multicores
 - Performance degradation analysis
 - 11. Memory-hierarchy bandwidth-aware scheduling
 - III. Experimental evaluation (I)
 - IV. IPC-degradation memory-hierarchy bandwidth-aware scheduling
 - Experimental evaluation (II) ٧.
- Bandwidth-Aware Scheduling on SMT Multicores
- Progress-Aware Scheduling on SMT Multicores
- IV. Symbiotic Job Scheduling on the IBM POWER8


5/60


Main memory bandwidth contention


Experiment:


Introduction


Benchmark + 3 microbenchmarks with different TR_{MM}












L2 bandwidth contention


Experiment:


Introduction


Benchmark + 1 microbenchmarks with different TR₁₂




València, February 22, 2016










L2 bandwidth contention



due to LLC bandwidth contention

Conclusions

Memory-hierarchy bandwidth-aware scheduler

Baseline

Introduction

0000

Main memory bandwidth-aware scheduler (state-of-the-art)

D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling", at *PACT 2010*

Baseline

Introduction

Main memory bandwidth-aware scheduler (state-of-the-art)

D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling", at *PACT 2010*

 Distributes the memory requests over the workload execution time to minimize bandwidth contention


Baseline

Introduction

Main memory bandwidth-aware scheduler (state-of-the-art)

D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling", at *PACT 2010*

 Distributes the memory requests over the workload execution time to minimize bandwidth contention




Baseline

Introduction

Main memory bandwidth-aware scheduler (state-of-the-art)

D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling", at *PACT 2010*

 Distributes the memory requests over the workload execution time to minimize bandwidth contention



Baseline

Main memory bandwidth-aware scheduler (state-of-the-art)

D. Xu, C. Wu, and P.-C. Yew, "On mitigating memory bandwidth contention through bandwidth-aware scheduling", at *PACT 2010*

 Distributes the memory requests over the workload execution time to minimize bandwidth contention

$$IABW = \frac{\sum_{p=0}^{P} AvgTR_{MM}^{p} * T^{p}}{\frac{\sum_{p=0}^{P} T^{p}}{\# cores}}$$


Quantifies the gap between the predicted TR_{MM} and the available TR_{MM} per still unallocated core

$$\begin{aligned} & \text{BW}_{Remain} = \text{IABW} \\ & \text{Select the process P_head at the queue head} \\ & \text{BW}_{Remain} - = TR_{MM}^{P_head}, \text{CPU}_{Remain} = \#\text{cores} - 1 \\ & \text{while CPU}_{Remain} > 0 \text{ do} \\ & \text{select the process P that maximizes} \\ & \text{FITNESS(p)} = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{MM}^{P}\right|} \\ & \text{BW}_{Remain} - = TR_{MM}^{P}, \text{CPU}_{Remain} - - \\ & \text{end while} \end{aligned}$$

0000

Memory-hierarchy bandwidth-aware scheduler

Addresses bandwidth contention on the entire memory hierarchy




València, February 22, 2016

0000


Memory-hierarchy bandwidth-aware scheduler

- Addresses bandwidth contention on the entire memory hierarchy
 - i. Process selection to approach the IABW



Memory-hierarchy bandwidth-aware scheduler


- Addresses bandwidth contention on the entire memory hierarchy
 - i. Process selection to approach the IABW
 - ii. Process allocation to balance the cache requests over the caches in that level
 - Minimize contention
 - n steps (n = levels with multiple shared caches)



València, February 22, 2016


Memory-hierarchy bandwidth-aware scheduler

- Addresses bandwidth contention on the entire memory hierarchy
 - i. Process selection to approach the IABW
 - ii. Process allocation to balance the cache requests over the caches in that level
 - Minimize contention
 - n steps (n = levels with multiple shared caches)



Memory-hierarchy bandwidth-aware scheduler

- Addresses bandwidth contention on the entire memory hierarchy
 - i. Process selection to approach the IABW
 - ii. Process allocation to balance the cache requests over the caches in that level
 - Minimize contention
 - n steps (n = levels with multiple shared caches)



Distribute the processes to balance the L2 requests

0000

Process selection:

Memory-hierarchy bandwidth-aware scheduler

Algorithm 2 Memory-hierarchy bandwidth-aware scheduler

Require: Benchmarks submitted with execution time and TR_{MM} in stand-alone execution

```
1: IABW = \frac{\sum_{p=0}^{P} (TR_{MM}^p) * T^p}{\sum_{p=0}^{P} T^p}
 2: while there are unfinished jobs do
 3:
       Block the executing processes and place them at the queue tail
       for each process P executed in the last quantum do
 4:
         for each cache level L do
 5:
                                                                                                         main memory bandwidth-aware
           Update TR for process P in cache level L
 6:
         end for
 7:
       end for
 8:
      BW_{Remain} = IABW
9:
      Select the process P_head at the queue head
10:
      BW_{Remain} - = TR_{MM}^{P\_head}, CPU_{Remain} = \#cores - 1
11:
      while CPU_{Remain} > 0 do
12:
         select the process P that maximizes
13:
         FITNESS(p) = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{MM}^{P}\right|}
14:
         BW_{Remain} - = TR_{MM}^P, CPU_{Remain} - -
15:
       end while
16:
       for each level i in the cache-hierarchy with shared caches beginning from the LLC do
17:
         AVG\_TR(L_i) = \frac{\sum TR_{L(i)}}{\#Caches\ at\ Li}
18:
19:
         for each cache in level L_i do
           BW_{Remain} = AVG\_TR(L_i), CPU_{Remain} = \# cores sharing the cache
20:
           while CPU_{Remain} > 0 do
21:
              From the remaining processes selected to share the immediately lower memory
22:
    level, select the process P that maximizes
              FITNESS(p) = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{Li}^{P}\right|}
23:
              BW_{Remain} - = TR_{Li}^P, CPU_{Remain} - -
24:
25:
           end while
26:
         end for
27:
      end for
      Unblock the processes, and allocate them in the chosen core
28:
29:
      Sleep during the quantum
```

30: end while

```
Algorithm 2 Memory-hierarchy bandwidth-aware scheduler
```


Require: Benchmarks submitted with execution time and TR_{MM} in stand-alone execution

```
1: IABW = \frac{\sum_{p=0}^{P} (TR_{MM}^{p}) * T^{p}}{\sum_{p=0}^{P} T^{p}}
 2: while there are unfinished jobs do
 3:
       Block the executing processes and place them at the queue tail
       for each process P executed in the last quantum do
 4:
         for each cache level L do
 5:
            Update TR for process P in cache level L
 6:
         end for
 7:
       end for
 8:
      BW_{Remain} = IABW
9:
       Select the process P_head at the queue head
10:
      BW_{Remain} - = TR_{MM}^{P\_head}, CPU_{Remain} = \#cores - 1
11:
       while CPU_{Remain} > 0 do
12:
         select the process P that maximizes
13:
         FITNESS(p) = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{MM}^{P}\right|}
14:
         BW_{Remain} - = TR_{MM}^{P}, CPU_{Remain} - -
15:
       end while
16:
       for each level i in the cache-hierarchy with shared caches beginning from the LLC do
17:
         AVG\_TR(L_i) = \frac{\sum TR_{L(i)}}{\#Caches\ at\ Li}
18:
         for each cache in level L_i do
19:
            BW_{Remain} = AVG\_TR(L_i), CPU_{Remain} = \# cores sharing the cache
20:
            while CPU_{Remain} > 0 do
21:
              From the remaining processes selected to share the immediately lower memory
22:
    level, select the process P that maximizes
              FITNESS(p) = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{Li}^{P}\right|}
23:
              BW_{Remain} - = TR_{Li}^P, CPU_{Remain}
24:
25:
            end while
26:
         end for
27:
       end for
      Unblock the processes, and allocate them in the chosen core
28:
      Sleep during the quantum
29:
30: end while
```


Process selection: main memory bandwidth-aware

Process allocation: cache bandwidth-aware

Turnaround time speedup over Linux (I)




Turnaround time speedup over Linux (I)




Introduction

Turnaround time speedup over Linux (I)

The proposal doubles the speedup of the state-of-the-art in some workloads








Introduction

TR₁₂ difference (I) – Histogram



Josué Feliu


MMaS: main memory bandwidth-aware scheduler

MHaS: memory hierarchy bandwidth-aware scheduler

The higher the frequency of the lower intervals, the better the L2 requests are balanced

Introduction

TR_{L2} difference (I) – Histogram




MMaS: main memory bandwidth-aware scheduler

MHaS: memory hierarchy bandwidth-aware scheduler


The higher the frequency of the lower intervals, the better the L2 requests are balanced

TR_{L2} difference (II) – Dynamic evolution





TR₁₂ difference (II) – Dynamic evolution

Peaks of TR₁₂ difference reduced in frequency and height




IPC-degradation memory-hierarchy bandwidth-aware scheduler






Applications with similar bandwidth suffer different performance degradation


IPC-degradation memory-hierarchy bandwidth-aware scheduler





Applications with similar bandwidth suffer different performance degradation


IPC-degradation memory-hierarchy bandwidth-aware scheduler






Applications with similar bandwidth suffer different performance degradation


IPC-degradation memory-hierarchy bandwidth-aware scheduler





Applications with similar bandwidth suffer different performance degradation

IPC-degradation memory-hierarchy bandwidth-aware scheduler



Idea:

Introduction

- Favor the more sensitive processes by running them in scenarios with lower bandwidth utilization
- Penalty coefficient ≈ extra reserved bandwidth (but not used)

 $\circ \circ \circ \circ$

IPC-degradation memory-hierarchy bandwidth-aware scheduler


Algorithm 3 IPC-degradation memory-hierarchy bandwidth-aware scheduler

Require: Benchmarks submitted with execution time and TR_{MM} in stand-alone execution, and penalty coefficients.

```
1: SIABW = \frac{\sum_{p=0}^{P} (TR_{MM}^p + PenaltyCoef^p) * T^p}{\sum_{p=0}^{P} T^p}
 while there are unfinished jobs do
       Block the executing processes and place them at the queue tail
       for each process P executed in the last quantum do
         for each cache level L do
 5:
 6:
            Update TR for process P in cache level L
         end for
 7:
      end for
 8:
      BW_{Remain} = SIABW
 9:
       Select the process P_head at the queue head
10:
      BW_{Remain} - = (TR_{MM}^{P,head} + PenaltyCoef^{P,head}), CPU_{Remain} = \#cores-1
11:
       while CPU_{Remain} > 0 do
12:
         select the process P that maximizes
13:
         FITNESS(p) = \frac{1}{\left[\frac{BW_{Remain}}{CPU_{Pempin}} - (TR_{MM}^{P} + Penalty\ Coef^{p})\right]}
14:
         BW_{Remain} - = (TR_{MM}^P + PenaltyCoef^P), CPU_{Remain} - -
15:
16:
       end while
17:
       for each level i in the cache-hierarchy with shared caches beginning from the LLC do
         AVG_TR(L<sub>i</sub>)=\frac{\sum TR_{L(i)}}{\#Caches\ at\ Li}
18:
         for each cache in level L_i do
19:
            BW_{Remain} = AVG_TR(L_i), CPU_{Remain} = \# cores sharing the cache
20:
           while CPU_{Remain} > 0 do
21:
22:
              From the remaining processes selected to share the immediately lower memory
    level, select the process P that maximizes
              FITNESS(p) = \frac{1}{\left|\frac{BW_{Remain}}{CPU_{Remain}} - TR_{Li}^{P}\right|}
23:
              BW_{Remain} - = TR_{Li}^P, CPU_{Remain} - -
24:
            end while
25:
         end for
26:
       end for
27:
28:
       Unblock the processes, and allocate them in the chosen cores
       Sleep during the quantum
30: end while
```

Turnaround time speedup (II)


The proposal doubles the average speedup of the state-of-the-art



Turnaround time speedup (II)

Introduction

The proposal triples the speedup of the state-of-the-art in some workloads



Conclusions

000

Outline


- I. Bandwidth-Aware Scheduling on Multicores
- II. Bandwidth-Aware Scheduling on SMT Multicores
 - I. Effects of L1 bandwidth on performance
 - II. SMT Bandwidth-aware scheduling
 - III. Experimental evaluation
- III. Progress-Aware Scheduling on SMT Multicores
- IV. Symbiotic Job Scheduling on the IBM POWER8

Effects of L1 bandwidth on performance

- Stand-alone execution
 - Dynamic L1 bandwidth and IPC
 - Phase behavior
- Concurrent execution
 - Two threads running on an SMT core share the L1 cache
 - L1 bandwidth contention can limit their performance

Standalone execution

Introduction




València, February 22, 2016

Conclusions


Standalone execution

Introduction



Strong connection between IPC and RPC

Standalone execution




Strong connection between IPC and RPC

València, February 22, 2016

Standalone execution

Introduction




Strong connection between IPC and RPC

València, February 22, 2016


Standalone execution

Introduction



Standalone execution

Introduction




Josué Feliu


Effects of L1 bandwidth on performance

- Stand-alone execution
 - Dynamic L1 bandwidth and IPC
 - Phase behavior
- Concurrent execution
 - Two threads running on an SMT core share the L1 cache
 - L1 bandwidth contention can limit their performance


València, February 22, 2016

Interferences between co-runners






Interferences between co-runners



Interferences between co-runners


Introduction



Lower L1 bandwidth

Interferences between co-runners


Introduction



Connection between IPC and RPC of co-runners

Interferences between co-runners


Introduction



Rises and drops of a process affect the co-runner

Interferences between co-runners

Introduction



Rises and drops of a process affect the co-runner

Dynamic L1 bandwidth-aware process allocation

Goal: mitigate L1 bandwidth contention

- Allocation guided by L1 bandwidth
 - L1 bandwidth updated at runtime with performance counters
 - Adapts to phase behavior
 - No preliminary information required

Dynamic L1 bandwidth-aware process allocation

Goal: mitigate L1 bandwidth contention

- Allocation guided by L1 bandwidth
 - L1 bandwidth updated at runtime with performance counters
 - Adapts to phase behavior
 - No preliminary information required
- L1 requests balanced among the L1 caches to minimize contention

Dynamic L1 bandwidth-aware process allocation

Goal: mitigate L1 bandwidth contention

- Allocation guided by L1 bandwidth
 - L1 bandwidth updated at runtime with performance counters
 - Adapts to phase behavior
 - No preliminary information required
- L1 requests balanced among the L1 caches to minimize contention


Algorithm 6 Dynamic L1 bandwidth-aware process allocation policy

- 1: Sort the selected processes in ascending TR_{L1}
- 2: while there are unallocated processes do
- Select the processes P_{head} and P_{tail} with maximum and minimum TR_{L1} 3:
- Allocate P_{head} and P_{tail} to the same core
- 5: end while

Self-reliant main memory bandwidth-aware process selection

Proposed process selection:

- Evenly distributes the memory requests along the workload execution time
- Does not require preliminary information
- Updated every quantum
- Replaces the IABW with the OATR




Bandwidth-aware scheduler for SMT multicores


Minimizes bandwidth contention on SMT multicores


At main memory and the L1 caches


Algorithm 4 SMT bandwidth-aware scheduler (BaS)

- 1: Update the bandwidth requirements for the next quantum of each process p executed in the previous quantum:
 - Gather consumed L1 bandwidth (TR_{L1}^p)
 - Gather consumed main memory bandwidth (TR_{MM}^p)
- 2: Process selection Aware of main memory bandwidth requirements
- 3: Process allocation Aware of L1 bandwidth requirements













Dynamic process allocation policy – Average IPC




Higher speedups in balanced mixes











Introduction



Introduction


Process allocation policies – Evolution of L1 bandwidth



Linux changes the process allocation and achieves lower TR₁₁


Introduction


Process allocation policies – Evolution of L1 bandwidth




Linux changes the process allocation and achieves lower TR₁₁

Introduction






Introduction




Introduction

SMT bandwidth-aware scheduler – Speedups

Speedup of the average IPC over Linux




Speedup of the turnaround time over Linux




Introduction

SMT bandwidth-aware scheduler – Speedups

Speedup of the average IPC over Linux



Speedup of the turnaround time over Linux




Outline

- I. Bandwidth-Aware Scheduling on Multicores
- II. Bandwidth-Aware Scheduling on SMT Multicores
- III. Progress-Aware Scheduling on SMT Multicores
 - Motivation
 - II. Estimating progress
 - III. Progress-aware Fair scheduler
 - IV. Experimental evaluation
 - V. Progress-aware Perf&Fair scheduler
 - VI. Experimental evaluation
- IV. Symbiotic Job Scheduling on the IBM POWER8

Introduction

Are current SMT multicores unfair?




Shared resources: main memory and LLC

Symbiotic Sched.

0000

Conclusions

000




Shared resources: main memory, LLC and intra-core shared resources

30/60


Introduction

Are current SMT multicores unfair?

Running on different cores




Running on the same SMT core



Different progress depending on the co-runner

Introduction


Are current SMT multicores unfair?



lbm

Introduction


Are current SMT multicores unfair?



 $Unf = \frac{Max \ slowdown}{Min \ slowdown}$

Couples that run unfairly

Running on the same SMT core





0000

Progress can be estimated as:

$$Progress = \sum_{i=0}^{Q} \frac{IPC_{co-runners}^{\ i}}{IPC_{alone}^{\ i}}$$



Progress can be estimated as:

$$Progress = \sum_{i=0}^{Q} \frac{IPC_{co-runners}^{\ i}}{IPC_{alone}^{\ i}}$$

 $\mathsf{IPC}_{\mathsf{alone}}$

Introduction

- Estimated in a low-contention schedule
 - Avoids intra-core interference: processes allocated alone on an SMT core
 - Minimize inter-core interference: appropriate co-runners

Estimating progress

Progress can be estimated as:

$$Progress = \sum_{i=0}^{Q} \frac{IPC_{co-runners}^{\ i}}{IPC_{alone}^{\ i}}$$

 $\mathsf{IPC}_{\mathsf{alone}}$

Introduction

Estimated in a low-contention schedule

- IPC in the low-contention schedule
 - Assumed equal to IPC alone
 - Assumed valid for the n following quanta

Progress can be estimated as:

$$Progress = \sum_{i=0}^{Q} \frac{IPC_{co-runners}^{\ i}}{IPC_{alone}^{\ i}}$$

$\mathsf{IPC}_{\mathsf{alone}}$


Introduction

Estimated in a low-contention schedule


- IPC in the low-contention schedule
- Inaccuracy estimating IPC_{alone}
 - Standalone IPC assumed valid for a too long interval
 - Process interference in the low-contention schedule is high


Estimating progress

0000




Estimating progress







Main steps



Main steps




Main steps




IPC estimation-oriented mode

Introduction


Triggered to estimate IPC_{alone} of process P



Main steps




Main steps




Fairness-oriented mode

Introduction


Triggered to enhance fairness




Main steps



Main steps




Fairness (I)



Contention-Aware Scheduling in SMT Multicore Processors


Fairness (I)



Fair scheduler greatly reduces unfairness


València, February 22, 2016

Fairness (I)



Fair reduces Linux unfairness to a third


Speedup of the turnaround time over Linux (I)



The yellow line shows the average main memory bandwidth of the mixes.

Introduction


Speedup of the turnaround time over Linux (I)



- Fair scheduler performance:
 - Similar to Perf when bandwidth contention is not too high
 - Lower than Perf for higher bandwidth contention

Introduction


Speedup of the turnaround time over Linux (I)




Despite focusing on fairness *Fair* improves Linux performance

- Fair scheduler performance:
 - Similar to Perf when bandwidth contention is not too high
 - Lower than Perf for higher bandwidth contention


Main steps



Main steps




Performance- & Fairness- oriented mode




Progress-aware Perf&Fair scheduler

Performance- & Fairness- oriented mode




Progress-aware Perf&Fair scheduler

Performance- & Fairness- oriented mode




Performance- & Fairness- oriented mode




Progress-aware Perf&Fair scheduler


Performance- & Fairness- oriented mode



Fairness (II)




Fairness (II)




Unfairness with Perf&Fair slightly above that of Fair

Fairness (II)




Perf&Fair reduces Linux unfairness close to a half

Speedup of the turnaround time over Linux (II)



Speedup of the turnaround time over Linux (II)




Perf&Fair scheduler performance with respect to Perf:

Better with "low" bandwidth contention

Introduction


Speedup of the turnaround time over Linux (II)



Better with "low" bandwidth contention

Similar with "medium" bandwidth contention

Speedup of the turnaround time over Linux (II)




Better with "low" bandwidth contention

Similar with "medium" bandwidth contention

Worse with "high" bandwidth contention

Speedup of the turnaround time over Linux (II)



Perf&Fair achieves, on average, better performance than *Perf* across all evaluated mixes

Outline

- Bandwidth-Aware Scheduling on Multicores
- Bandwidth-Aware Scheduling on SMT Multicores 11.
- Progress-Aware Scheduling on SMT Multicores
- Symbiotic Job Scheduling on the IBM POWER8
 - Introduction
 - 11. Predicting job symbiosis
 - III. Symbiotic scheduling
 - IV. Experimental evaluation

Symbiotic job scheduling Introduction


- Symbiotic scheduler: based on a model that estimates job symbiosis
 - Predicts the slowdown of the applications on a schedule
 - It is fast, allowing to find a (close to) optimal schedule

València, February 22, 2016

Symbiotic job scheduling

Introduction


- Symbiotic scheduler: based on a model that estimates job symbiosis
 - Predicts the slowdown of the applications on a schedule
 - It is fast, allowing to find a (close to) optimal schedule



Symbiotic job scheduling

Introduction


- Symbiotic scheduler: based on a model that estimates job symbiosis
 - Predicts the slowdown of the applications on a schedule
 - It is fast, allowing to find a (close to) optimal schedule



Interference model

Introduction

The proposed model leverages CPI stacks to predict job symbiosis




Measured single-threaded (ST) CPI stacks

Interference model

Introduction

The proposed model leverages CPI stacks to predict job symbiosis



Measured single-threaded (ST) CPI stacks

CPI Stacks


Divide the execution cycles into various components:

- Base: instructions are completed
- Resource: no instruction completed due to resource stall
- Miss: no instruction completed due to miss event

Interference model

Introduction

- The proposed model leverages CPI stacks to predict job symbiosis
- Model: estimates the slowdown
 - Interprets the normalized CPI components as probabilities
 - Calculates the probability of interference



València, February 22, 2016

València, February 22, 2016

Predicting job symbiosis

Model equation

Introduction

0000

$$C'_{j} = \alpha_{C} + \beta_{C} C_{j} + \gamma_{C} \sum_{k \neq j} C_{k} + \delta_{C} C_{j} \sum_{k \neq j} C_{k}$$


Model equation

Introduction

$$C'_{j} = \alpha_{C} + \beta_{C} \underline{C_{j}} + \gamma_{C} \sum_{k \neq j} C_{k} + \delta_{C} \underline{C_{j}} \sum_{k \neq j} C_{k}$$

Components

- C_i represents thread j own component in ST (single-threaded) mode
- C_k represents the ST component of the other threads in the schedule
- C_i identifies the SMT component of thread j




Model equation

$$C'_{j} = \alpha_{C} + \beta_{C} C_{j} + \gamma_{C} \sum_{k \neq j} \underline{C_{k}} + \delta_{C} C_{j} \sum_{k \neq j} \underline{C_{k}}$$

Components

- C_i represents thread j own component in ST mode
- C_k represents the ST component of the other threads in the schedule
- C_i identifies the SMT component of thread j




Model equation

$$\underline{C'_j} = \alpha_C + \beta_C C_j + \gamma_C \sum_{k \neq j} C_k + \delta_C C_j \sum_{k \neq j} C_k$$

Components

- C_i represents thread j own component in ST mode
- C_k represents the ST component of the other threads in the schedule
- C_i identifies the SMT component of thread j



Model equation

$$C'_{j} = \underline{\alpha_{C}} + \underline{\beta_{C}}C_{j} + \underline{\gamma_{C}}\sum_{k \neq j} C_{k} + \underline{\delta_{C}}C_{j}\sum_{k \neq j} C_{k}$$

Components

- C_i represents thread j own component in ST mode
- C_k represents the ST component of the other threads in the schedule
- C_i identifies the SMT component of thread j

Parameters


- α_c , β_c , γ_c , and δ_c
- Tied to specific components, not to applications

Introduction


- Model parameters determined by linear regression
 - One-time offline training
 - Based on experimental data
 - Tied to CPI components, not to applications -> no need to retrain

Introduction


- Model parameters determined by linear regression
 - One-time offline training
 - Based on experimental data
 - Tied to CPI components, not to applications -> no need to retrain



- Model parameters determined by linear regression
 - One-time offline training
 - Based on experimental data
 - Tied to CPI components, not to applications -> no need to retrain




Measured ST CPI stacks (Alone)



Measured SMT CPI stacks (Together)


Introduction

- Model parameters determined by linear regression
 - One-time offline training
 - Based on experimental data
 - Tied to CPI components, not to applications -> no need to retrain



Introduction

- Model parameters determined by linear regression
 - One-time offline training
 - Based on experimental data
 - Tied to CPI components, not to applications -> no need to retrain



Selection of the (optimal) schedule

- Too large number of different schedules
 - $\frac{n!}{c! (\frac{n}{c}!)^c}$ *n* application onto *c* cores
 - More than 2M schedules for 16 application in 8 cores!

Introduction

SMT interference-aware scheduling

Selection of the (optimal) schedule

- Too large number of different schedules
 - $\frac{n!}{c! (\frac{n!}{c!})^c}$ *n* application onto *c* cores
 - More than 2M schedules for 16 application in 8 cores!
- SMT2 (2 threads per core) scheduling
 - Modeled as a minimum-weight perfect matching problem
 - Solved in polynomial time using the blossom algorithm
 - Select the optimal schedule

Selection of the (optimal) schedule

- Too large number of different schedules
 - $\frac{n!}{c! (\frac{n}{c}!)^c}$ *n* application onto *c* cores
 - More than 2M schedules for 16 application in 8 cores!
- SMT2 (2 threads per core) scheduling
 - Modeled as a minimum-weight perfect matching problem
 - Solved in polynomial time using the blossom algorithm
 - Select the optimal schedule
- SMT4 (4 threads per core) scheduling
 - NP-complete problem
 - Hierarchical perfect matching algorithm (proposed by Jiang et al¹)
 - Select a close to optimal schedule

49/60

¹ Y. Jiang, X. Shen, J. Chen, and R. Tripathi. "Analysis and Approximation of Optimal Co-scheduling on Chip Multiprocessors", at PACT 2008.

Scheduling steps

Introduction

Collect the SMT CPI stacks


Apply the inverted model

Apply the forward model

Find the best schedule

Run the schedule

Forward model



Inverted model

Blossom algorithm



Scheduling steps



Apply the inverted model

Apply the forward model


Find the best schedule

Run the schedule


Measured

Introduction





Forward model



Inverted model

Blossom algorithm




Scheduling steps

Introduction • • • • •




Measured **SMT CPI stacks** 1.4 1.2 **Forward** Normalized CPI model 0.8 0.6 0.4 0.2 **Estimated** POPB ADD ADD ST CPI stacks 1.4 1.2 Inverted model 0.2 ADD ADD




Scheduling steps

Introduction




Scheduling steps



Introduction


SMT interference-aware scheduling

Scheduling steps




System throughput

Introduction




System throughput



- 15 mixes for each number of cores
- Each mix includes 2 applications per core


System throughput

Introduction



System throughput


Introduction • • • •



Avg speedup w.r.t. Linux **5.2**%

Symbiosis patterns

Introduction




Frequency matrices of job coschedules for two workloads

 The darker the color, the more frequently the couple is scheduled together on an SMT core

Symbiosis patterns

Introduction



Couples scheduled very frequently


Frequency matrices of job coschedules for two workloads

 The darker the color, the more frequently the couple is scheduled together on an SMT core

Conclusions

000


System throughput




Avg speedup w.r.t. Linux **5.2%**

System throughput

Introduction




Avg speedup w.r.t. Linux **5.2**%




Avg speedup w.r.t. Linux **0.7%**

System throughput



Avg speedup w.r.t. Linux 5.2%


Avg speedup w.r.t. Linux 6.7%



Avg speedup w.r.t. Linux 0.7%


Josué Feliu

System throughput



Avg speedup w.r.t. Linux 5.2%

Avg speedup w.r.t. Linux 6.7%



Avg speedup w.r.t. Linux 0.7%

Avg speedup w.r.t. Linux 5.9%

Outline

- Bandwidth-Aware Scheduling on Multicores
- Bandwidth-Aware Scheduling on SMT Multicores
- Progress-Aware Scheduling on SMT Multicores
- Symbiotic Job Scheduling on the IBM POWER8
- **Conclusions** V.
 - Main contribution
 - 11. **Future directions**
 - III. **Publications**

Conclusions

Introduction

Main contributions

1st contribution

We propose the memory-hierarchy bandwidth-aware scheduling algorithm for single-threaded multicores

Bandwidth contention can rise at any level of the memory hierarchy

The proposed algorithm:

- Minimizes cache-hierarchy bandwidth contention balancing the requests that each cache receives
- Processes most sensitive to contention are scheduled in favorable scenarios

Speeded of the turnaround time 6.6% with respect to Linux

55/60

Conclusions

000

Conclusions

Introduction

Main contributions

2nd contribution

We propose the bandwidth-aware scheduling algorithm for SMT multicores

L1 caches become shared

Bandwidth contention at the L1 caches rises

The proposed algorithm

- Uses the dynamic L1 bandwidth-aware process allocation policy (minimizes L1 bandwidth contention)
- Mitigates main memory bandwidth contention without preliminary information

Improves average IPC by 4.6% with respect to Linux

Conclusions

Main contributions

3rd contribution

We propose progress-aware scheduling algorithms to deal with fairness in SMT multicores

Approach to measure the progress of the processes at runtime

Based on estimates of the IPC_{alone} in low-contention schedules

Proposed progress-aware algorithms:

- Fair: minimizes unfairness
- Perf&Fair: reduces unfairness and increases performance

Fair reduces Linux unfairness to a third

Perf&Fair reduces Linux unfairness to a half and improves turnaround time by 5.6%

<u>Introduction</u>

Main contributions

4th contribution

We propose a symbiotic job scheduler

SMT interference model based on CPI stacks

- Predicts the performance of any combination of applications
- Considers contention in all the shared resources of SMT cores

Scheduling modeled as a graph problem

- SMT2: optimal schedule with the blossom algorithm
- SMT4: near optimal schedule with the hierarchical perfect matching algorithm

STP increases by 6.7% (SMT2) and 5.9% (SMT4) over Linux

Conclusions

000

Future directions

Scheduling is going to be a hot topic in the next years

- Scheduling parallel applications
 - Optimal number of threads, cores, or SMT mode for each application
 - Concurrent execution of multiple parallel applications
- Scheduling to make the best use of new architectures and features
 - Cache partitioning capabilities
 - Tune prefetching
 - Heterogeneous systems
- Scheduling in mobile devices
 - Improving performance/watt
 - Real time constraints

València, February 22, 2016

Publications

Introduction

International journals:

- ➤ J. Feliu, S. Petit, J. Sahuquillo, and J. Duato. Cache-Hierarchy Contention Aware Scheduling in CMPs. *IEEE Transactions on Parallel and Distributed Systems* (**TPDS**), volume 25, issue 3, pages 581-590, 2014
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. Bandwidth-Aware On-Line Scheduling in SMT Multicores. *IEEE Transactions on Computers* (TC), volume 65, issue 2, pages 422-434, 2016
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. Perf&Fair: a Progress-Aware Scheduler to Enhance Performance and Fairness in SMT Multicores. *IEEE Transactions on Computers* (TC), DOI:10.1109/TC.2016.2620977

Publications

Introduction

0000

International conferences:

- ➤ J. Feliu, S. Eyerman, J. Sahuquillo, and S. Petit. "Symbiotic Job Scheduling on the IBM POWER8". In Proceedings of the 22nd International Symposium on High Performance Computer Architecture (HPCA), pages 669-680, 2016.
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. "L1-Bandwidth Aware Thread Allocation in Multicore SMT Processors". In *Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques* (PACT), pages 123-132, 2013.
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. "Addressing Fairness in SMT Multicores with a Progress-Aware Scheduler". In *Proceedings of the 29th International Parallel and Distributed Processing Symposium* (IPDPS), pages 187-196, 2015.
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. "Understanding Cache Hierarchy Contention in CMPs to Improve Job Scheduling". In *Proceedings of the 26th International Parallel and Distributed Processing Symposium* (IPDPS), pages 508-519, 2012.
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. "Addressing Bandwidth Contention in SMT Multicores Through Scheduling". In *Proceedings of the 28th International Conference on Supercomputing* (ICS), page 167, 2014.
- ➤ J. Feliu, J. Sahuquillo, S. Petit, and J. Duato. "Using Huge Pages and Performance Counters to Determine the LLC Architecture". In *Proceedings of the International Conference on Computational Science* (ICCS), pages 2557-2560, 2013.

Conclusions

000

Publications

Introduction

0000

International summer school:

➤ J. Feliu, S. Eyerman, J. Sahuquillo, and S. Petit. "Improving Throughput on the IBM POWER8 with a Symbiotic Scheduler". In *Proceedings of the 12th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems* (ACACES), pages 201-204, Fiuggi, Italy, 2016.

Conclusions

Publications

Introduction

Domestic conferences:

- J. Feliu, S. Eyerman, J. Sahuguillo, and S. Petit. "Planificación Simbiótica de Procesos en el IBM POWER8". In Actas de las XXVII Jornadas de Paralelismo (JP), pages 315-324, Salamanca, Spain, 2016.
- J. Feliu, J. Sahuguillo, S. Petit, and J. Duato. "Planificación Orientada a Equidad Considerando el Progreso en Multinúcleos SMT". In Actas de las XXVI Jornadas de Paralelismo (JP), pages 118-126, Córdoba, Spain, 2015.
- J. Feliu, J. Sahuguillo, S. Petit, and J. Duato. "Ubicación de Procesos Considerando el Ancho de Banda de L1 en Procesadores Multinúcleo SMT". In Actas de las XXV Jornadas de Paralelismo (JP), pages 343-352, Valladolid, Spain, 2014.
- J. Feliu, J. Sahuguillo, S. Petit, and J. Duato. "Planificación Considerando Degradación de Prestaciones por Contención". In Actas de las XXIV Jornadas de Paralelismo (JP), pages 62-67, Madrid, Spain, 2013.
- > J. Feliu, J. Sahuguillo, S. Petit, and J. Duato. "Planificación Considerando el Ancho de Banda de la Jerarquía de Cache". In Actas de las XXIII Jornadas de Paralelismo (JP), pages 472-477, Elx, Spain, 2012.





Contention-Aware Scheduling for SMT Multicore Processors

Author:

Josué Feliu Pérez


Advisors:

Julio Sahuquillo Borrás

Salvador V. Petit Martí

Methodology

Process selection methodology




Legend:

- The process is launched.
- → The process finishes, but is relaunched to complete its target number of instructions.
- ◆ The process completes its target number of instructions, concluding its execution.

Figure 3.5: Timing chart under the process selection methodology.

Methodology

Process allocation methodology



Legend:


- The process is launched.
- ▶ The process finishes, but is relaunched to complete its target number of instructions.
- ◆ The process completes its target number of instructions, concluding its execution.

Figure 3.6: Timing chart under the process selection methodology.

1st contribution - Experimental evaluation

Setup

- Intel Xeon X3320
 - 4 cores, no SMT support
 - Two L2 caches, shared by a pair of cores
- 10 multiprogram workloads
 - 8 applications per workload
 - Varying bandwidth requirements at main memory and the L2 cache
 - MM BW between 20 and 40 t/usec
- Metric
 - Turnaround time
- Evaluated schedulers:
 - Linux, default Completely Fair Scheduler (CFS)
 - Baseline main memory bandwidth-aware scheduler (MMaS)
 - Memory-hierarchy bandwidth-aware scheduler (MHaS)
 - IPC-degradation memory-hierarchy bandwidth-aware scheduler (IDaS)



2nd **contribution - Experimental evaluation**Setup

- 6-core Intel Xeon E5645
 - Supports simultaneous multithreading (SMT)

Process allocation


- Multiprogram workloads
 - 2 benchmarks per core, from 2 to 6 cores
 - Balanced and non-balanced mixes
- Metrics
 - Average IPC
 - Harmonic mean of IPC speedup
- Evaluated algorithms
 - Random
- Dynamic L1 bandwidth-aware
- Linux

Static L1 bandwidth-aware (Uses de offline average bandwidth)

Scheduler


- Multiprogram workloads
 - Double number of benchmark than hardware threads
 - Random workload
- Metrics
 - Average IPC
 - Harmonic mean of IPC speedup
- Evaluated algorithms

Dynamic process allocation policy – Harmonic mean of IPC speedups




Contention-Aware Scheduling in SMT Multicore Processors


Dynamic process allocation policy – Harmonic mean of IPC speedups




Higher between the static and dynamic policies

SMT bandwidth-aware scheduler – Speedups





Speedup of the harmonic mean of IPC speedups over Linux





Speedup of the turnaround time over Linux

Introduction


Experimental evaluation


SMT bandwidth-aware scheduler – Consumed slots






Consumed slots in workload 8







Consumed slots in workload 10

3rd contribution - Experimental evaluation

Setup

- 6-core Intel Xeon E5645
 - Supports simultaneous multithreading (SMT)

	Progress-aware schedulers
Multiprogram workloads	 24 applications per workload Average TRMM of the workloads from 50 to 130 t/usec
Metrics	Turnaround timeUnfairness
Evaluated algorithms	 Random Linux SMT bandwidth-aware (<i>Perf</i>) Progress-aware <i>Fair</i> Progress-aware Perf&Fair

Progress evolution over time




Fig X. Dynamic progress of processes in mix M7 with the Fair and Linux schedulers.

Progress evolution over time




Fig X. Dynamic progress of processes in mix M7 with the Fair and Linux schedulers.

Minimum progress by 40%

València, February 22, 2016

Progress evolution over time




Fig X. Dynamic progress of processes in mix M7 with the Fair and Linux schedulers.

Minimum progress by 40%

Minimum progress by 75%

Progress evolution over time




Fig X. Dynamic progress of processes in mix M7 with the Fair and Linux schedulers.

Minimum progress by 40%

Minimum progress by 75%

Minimum progress by 68%

System throughput




Fig X. Number of remaining processes along the execution of mix 9 with the studied schedulers.

System throughput




Fig X. Number of remaining processes along the execution of mix 9 with the studied schedulers.

Perf

- Best turnaround time
- Worst fairness

Fair

- "Bad" turnaround time
- Best fairness

System throughput




Fig X. Number of remaining processes along the execution of mix 9 with the studied schedulers.

Perf

- Best turnaround time
- Worst fairness

Fair

- "Bad" turnaround time
- Best fairness

Perf&Fair

- Best turnaround time
- Good fairness

SMT interference-aware scheduling

Reduction of the CPI stack components

- 45 events form the full CPI stack of the IBM POWER8
- 6 thread-level counters are implemented (4 programmable)
 - Structural conflicts on some events that cannot be measured together
 - 19 time slices required to build the full CPI stack
- Unacceptable for scheduling
 - Obtaining an updated CPI stack is not possible
- Fortunately, the CPI stack model is build hierarchically
 - Top level with 5 components

Contention-Aware Scheduling in SMT Multicore Processors

The model accuracy is reduced, but it has lower complexity and use updated CPI stacks

4th contribution - Experimental evaluation Setup

- **10-core IBM POWER8**
- 100 random multiprogram workloads
 - From 6- to 10-core workloads
 - 2 and 4 applications per core for SMT2 and SMT4
- Metrics
 - System throughput (STP)
 - Average normalized turnaround time (ANTT)
- Evaluated schedulers:
 - Random
 - Linux, default Completely Fair Scheduler (CFS)
 - Dynamic L1 bandwidth-aware scheduler
 - Symbiotic scheduler

Contention-Aware Scheduling in SMT Multicore Processors

NUMA-aware Symbiotic scheduler


Setup


Introduction

- **10-core IBM POWER8**
- 100 random multiprogram workloads
 - From 6- to 10-core workloads
 - 2 and 4 applications per core for SMT2 and SMT4
- Metrics
 - System throughput (STP)
 - Average normalized turnaround time (ANTT)
- Evaluated schedulers:
 - Random
 - Linux, default Completely Fair Scheduler (CFS)
 - Dynamic L1 bandwidth-aware scheduler
 - Symbiotic scheduler
 - NUMA-aware Symbiotic scheduler

València, February 22, 2016

Average normalized turnaround time





Conclusions

Symbiosis patterns

SMT4




Figure 7.12: Frequency matrix for a 5-core workload running in SMT4 mode.

València, February 22, 2016