Home // ADVCOMP 2010, The Fourth International Conference on Advanced Engineering Computing and Applications in Sciences // View article

A Novel Multiple Valued Logic OHRNS Adder Circuit for Modulo (rn-1)

Authors:
Reza Farshidi
Ahmad Habibi Zadnavin
Ehsan Gholami

Keywords: Residue Number System;One-hot; Multiple Valued Logic; Low Power Circuits; VLSI.

Abstract:
Residue number system is a carry free and non-weighted number system. This system is appropriate for applications that require fast arithmetic computation. Residue Number System is defined by a moduli set. Selecting the moduli set is an important issue in this number system. Each number in this system is represented by its remainders in moduli set, so it introduces smaller numbers than conventional systems, which results in fast calculation and low power consumption. Multi Valued Logic increases the dynamic range by using same positions rather than binary logic. One Hot Residue Number System is a method, which reduces the delay of arithmetic computations such as addition and multiplication to just one transistor delay. In this paper, a new adder circuit is introduced for modulo (rn-1) by combining One Hot Residue Number system and Multi Valued Logic, which has significant improvement in terms of number of applied transistors and power consumption in comparison to the ordinary One Hot Residue Number System with Multi Valued Logic.

Pages: 166 to 170

Copyright: Copyright (c) IARIA, 2010

Publication date: October 25, 2010

Published in: conference

ISSN: 2308-4499

ISBN: 978-1-61208-101-4

Location: Florence, Italy

Dates: from October 25, 2010 to October 30, 2010