Home // CENICS 2013, The Sixth International Conference on Advances in Circuits, Electronics and Micro-electronics // View article

FPGA Implementation of Disparity Estimation Proceesing Architecture for Stereo Camera System

Authors:
Hi-Seok Kim
Young-Hwan Kim
Sea-Ho Kim
Choong-Mo Youn

Keywords: Gray-scale projection; Steroscopic; architecture; 3D

Abstract:
With the advance of image processing and computer vision, the stereo vision system with two cameras has become the research of interest in many areas since its ability to realize the depth information is similar to human vision. Depth map algorithm allows camera system to estimate depth. It is a computation intensive algorithm, but can be implemented with high speed on hardware due to the parallelism property. In this paper, by analyzing digital image stabilization (DIS) algorithms, we propose an efficient disparity estimation architecture, which combines gray–scaled projection and Affine transformation model. We develop the architecture by describing the various computation units in hardware description language (Verilog) and synthesizing the design into a FPGA. The synthesis and experimental results for three video test images show that the proposed hardwired architecture is better than traditional sum of absolute difference (SAD) architecture, which based on block matching algorithm in terms of frame rate (frame/sec) while keeping the competitive PSNR results.

Pages: 18 to 22

Copyright: Copyright (c) IARIA, 2013

Publication date: August 25, 2013

Published in: conference

ISSN: 2308-426X

ISBN: 978-1-61208-302-5

Location: Barcelona, Spain

Dates: from August 25, 2013 to August 31, 2013