Home // VALID 2020, The Twelfth International Conference on Advances in System Testing and Validation Lifecycle // View article

Toward an Exact Simulation Interval for Multiprocessor Real-Time Systems Validation

Authors:
Joumana Lagha
Jean-Luc Béchennec
Sébastien Faucou
Olivier-H Roux

Keywords: Real time scheduling; Multiprocessor; Simulation.

Abstract:
In order to study the schedulability of complex real-time systems, simulation can be used. Of course, to achieve formal validation of schedulability, simulations must be run long enough such that the schedule repeats. An upper bound on the length of the simulation that is valid for a very wide class of systems running on top of identical multiprocessor platforms is given in a previous work. It is known that this bound is pessimistic. In this paper, we derive a characterization of the exact bound for the same class of systems and describe an algorithm for its computation. We use it to quantify the pessimism of the upper bound on a set of synthesized systems. We also give some directions to explore the complexity vs. tightness trade-off for this problem.

Pages: 7 to 13

Copyright: Copyright (c) IARIA, 2020

Publication date: October 18, 2020

Published in: conference

ISSN: 2308-4316

ISBN: 978-1-61208-830-3

Location: Porto, Portugal

Dates: from October 18, 2020 to October 22, 2020